Abstract
Introduction
Correct operation of a circuit is a major issue. Therefore circuits are tested for functional and temporal behaviour. One very powerful fault model is the Path Delay Fault Model (PDFM) that allows to detect static and dynamic faults [8] .
Binary Decision Diagrams (BDDs) are known to be an efficient representation of Boolean functions [4] . They can be used for synthesis by mapping the BDDs to a multiplexor circuit. The testability of such circuits has already been investigated in [2, 1, 3] . Here, we propose a technique that provides a structural way for test vector generation in polynomial time.
Symmetric Boolean functions often appear in logic design [18] , and are widely used in cryptology [5, 17] . To synthesize for delay fault testability, several approaches were proposed, such as constrained two-level minimization procedures [11, 10] , three-or four-level circuits [15] , the unate decomposition [9] , or the cellular logic array [7] .
The approach presented in this paper is more efficient, because for symmetric functions of Ò variables, the size of the circuit is in Ç´Ò ¾ µ and test patterns for any single PDF can be generated in Ç´Òµ. Moreover in contrast to previous approaches the new approach is capable of synthesizing multi-output functions.
Preliminaries

Symmetric Functions and BDD Circuits
Let ´Ü ½ Ü ¾ Ü Ò µ denote a switching function of Ò Boolean variables. A minterm is a product of variables in which every variable appears once. The weight Û of a minterm Ñ is defined as the number of uncomplemented variables that appear in Ñ. A switching function ´Ü ½ Ü ¾ Ü Ò µ is said to be totally symmetric with respect to the variables´Ü ½ Ü ¾ Ü Ò µ if it is invariant under any permutation of the variables [18] . Total symmetry can be expressed in terms of a set of integers (called a-numbers [9] ) , where
Ò . All the vertices with weight Û ¾ will appear as true minterms in the function. An Ò-variable symmetric function is denoted as Ë Ò´ µ. For Ò variables, ¾ Ò·½ totally symmetric functions exist.
A combinational circuit implementing a function can be retrieved from a BDD by replacing each node of the function with a multiplexor. This multiplexor can be implemented by basic gates over the standard library consisting of primary input and output ports, the 2-input/1-output AND-and OR-gate and the 1-input/1-output inverter NOT (see Figure 1 ).
Path Delay Fault
In this paper we consider a dynamic fault model, i.e. the Path Delay Fault Model (PDFM) [13] . In the PDFM it is checked whether the propagation delays of all physical paths in a given combinational circuit are less than the system clock interval. To this end a transition, i.e. a change in the value of a signal, has to be propagated from primary inputs to primary outputs. A transition (¼ For the detection of a PDF a pair of patterns´Á ½ Á ¾ µ is required: The initialization vector Á ½ is applied and all signals of the circuit are allowed to stabilize; then the propagation vector Á ¾ is applied and after the system clock interval the outputs of the circuit are controlled. Two tests for each physical path have to be carried out, since a check is done for rising and falling transitions. 
Definition 2. A two-pattern test is called a robust test for a Path Delay Fault (RPDF test) on a path, if it detects that fault independently of all other delays in the circuit and all other delay faults not located on the path.
BDD based Synthesis
BDDs for Symmetric Functions
For a totally symmetric function it is well known that the size of the BDD is bounded by Ç´Ò ¾ µ. This is due to the observation that for functions symmetric in´Ü Ü µ the equa- 
BDD Transformation
Analogously to the "standard approach" from [2] the circuit is generated by traversing the BDD and substituting each node with a MUX cell. But, the methods differ when reaching nodes that have one or two pointers to terminal nodes. In this case, usually the MUX cell is simplified. E.g. if the 0-input is connected to constant 0, the MUX cell can be simplified by substituting an AND gate.
Here, all nodes -also the ones pointing to terminalsare substituted by complete multiplexor cells. The terminal node 0 is then replaced by a new primary input Ø (=test). If Ø is set to constant 0, the circuit computes the original function. If Ø is set to 1, the complement is computed. It is important to observe, that by changing the value of Ø all "internal" signals, i.e. signals corresponding to edges in the BDD, change their value (see [6] ). This guarantees a simple application of the values needed at the fault location.
The simplification of the MUX cells as in [2] can destroy the testability. But not all types of simplifications have this property, e.g. if both data inputs have constant values the MUX cell can be substituted by a simple wire or an inverter (see [6] ).
Path Delay Fault Testability
Using the described transformation, full PDF-testability can be obtained for any Boolean function and the test pattern for a PDF can be generated in linear time.
Theorem 1. By one additional input and one inverter a circuit can be generated from a BDD that is 100% testable for robust Path Delay Faults.
Proof. Any path from a primary input to a primary output consists of multiplexors. In the following it is shown, that the propagation of the output of any multiplexor to a primary output is possible and that all paths within a single multiplexor are testable. As a result any path is testable.
At each node the propagated path is selected by a primary input. Due to the read-once property of BDDs each primary input only influences one node on a path. Therefore, propagation is no problem. Now, consider an arbitrary multiplexor node internal to the circuit. At the data inputs´ ¼ ½ µ at least one of the patterns Ô ¼ 1 ½µ or Ô ½ 1 ¼µ is applicable. This holds, because the node corresponds to a node in the BDD. Let this node be labelled by variable Ü and represent the function . Having Ô ¼ and Ô ½ applicable to the data inputs of a multiplexor implies full testability with respect to the PDFM [3] (see the realization of a multiplexer in Figure 1 ). There are four paths from inputs to the output that have to be tested: One from each input ¼ and ½ , and two paths from the select input ×. Now testing the path along ¼ with respect to a rising transition is done by setting × to ¼, applying Ô ¼ and switching to Ô ½ . The falling transition and testing ½ are analog cases. Testing the non-inverted path starting at × is done by applying Ô ¼ and switching ×, the inverted path is tested using Ô ½ .
A similar argumentation holds for paths starting at the test input Ø.
All these tests are independent from other PDFs, because there is only one path at a time propagating values. A change of the signal values is propagated on the path under test only. Proof. Let the BDD circuit be based on multiplexors. Due to the structure of the circuit, a propagation path from the fault location to the output can be generated in linear time. This is done by setting the select inputs of the following multiplexors, such that the current output is selected.
Let Ú be any node in the BDD. Let 
Otherwise the node would have been reduced.
The test vector has been found in time Ç´Òµ. 
Experimental Results
The technique described above has been implemented using CUDD as the underlying BDD package [14] and all experiments have been carried out on a SUN Sparc 20 with 64 Mbyte of main memory.
As benchmarks Ë Ò´ µ were generated as circuits in blif-format. Also other totally symmetric benchmarks were taken from the LGSynth91 [16] . For each circuit we report the number of literals (lits) measured using SIS [12] , the number of paths (NoP) that have to be tested and the PDF coverage (PDFC) of the circuits in percent.
In Table 1 the name of the benchmark is given in the first column followed by the number of inputs and outputs in column two and three, respectively. Column "original" reports the numbers for the original circuits as given by the blif-description. Column "optimized" gives the numbers for the circuits that have been optimized by SIS using script. rugged. As can be seen, the PDFC for the SIS circuits varies from 25.9% to 92.6%. Column "BDD method" gives the results for the approach described in this paper, i.e. the new testing input is connected to each constant input to a MUX cell and the MUX cell with both constant inputs is substituted by a simple wire or an inverter. As can be seen, the synthesis method is not only suitable for functions with one output. For all the functions 100% PDFC is ensured. In case of the generated circuits, regarding the size, the BDD method is in the same order as SIS, but guarantees testability. For most benchmarks from LGSynth91, the size is even smaller. E.g. for rd84 and 9sym the BDD circuit is much smaller than the corresponding circuit produced by SIS. Table 2 presents the comparison to other methods [15, 9, 7] for various examples of consecutive symmetric functions. In all those methods 100% PDFC is ensured. It can be seen that our approach produces by far the smallest circuits. E.g. for Ë ½ ´ µ, the circuit size is nearly a factor of 100 smaller in comparison to [15, 9] . Moreover the new approach guarantees linear time test pattern generation for a PDF.
Conclusions
In this paper a new approach to synthesis of symmetric functions using BDDs has been described. This method guarantees complete RPDF testability for all symmetric functions, and yields very low circuit cost compared to earlier approaches. Test patterns for a single PDF can be generated in linear time. The approach can also be extended to non-symmetric functions [6] , but then no upper bounds on the circuit size and complexity of test pattern generation can be guaranteed.
